NASA TM X- 55299

A COMMANDABLE TAPE-RECORDER DELAY TIMER AND CLOCK SYSTEM FOR AE-B

(PAGES) (NASA CR OR TMX OR AD NUMBER)	(CATEGORY)	
		GPO PRICE \$
		CFSTI PRICE(S) \$
	The state of the s	Hard copy (HC)

N 65 - 36778

ff 653 July 65

Microfiche (MF) ______.50

OCTOBER 1965

NASA

GODDARD SPACE FLIGHT CENTER GREENBELT, MARYLAND

A COMMANDABLE TAPE-RECORDER DELAY TIMER AND CLOCK SYSTEM FOR AE-B

by
F. J. Kopetski
and J. N. Libby

October 1965

Approved: J. C. Schaffert H. J. Peake

GODDARD SPACE FLIGHT CENTER Greenbelt, Maryland

A COMMANDABLE TAPE-RECORDER DELAY TIMER AND CLOCK SYSTEM FOR AE-B

SUMMARY

36778

A system developed for the AE-B spacecraft will permit the delayed recording of any 4-minute orbital data sector. The delay is adjustable in 1-minute increments from 1 to 127 minutes. The selected time delay is made by presetting a delay timer through the command link. A clock is incorporated in the system to verify the preset commands and to record the time of data acquisition. This report describes the application of the system to the AE-B project and provides the circuit parameters for application to other projects.

CONTENTS

		Page
INTROD	DUCTION	1
OPERA	TIONAL CONSIDERATIONS	1
FUNCTI	IONAL REQUIREMENTS	2
	uts and Outputs	3
	gic	6
Cor	mmand System	10
FUNCT	IONAL SEQUENCE	11
APPEN	DIX	13
	cifications	13
	nnections	14
	dule Picture, Top View	17
	dule Picture, Bottom View	18 19
	ILLUSTRATIONS	
Figure		Page
1	Clock and Timer Electronics	4
2	Clock and Timer Electronics, Logic Diagram	7
3	Power Cross Section	8
4	Sequence Format	12
A-1	Module Photograph, Top View	17
A-2	Module Photograph, Bottom View	18
A-3	Clock and Timer Electronics, Schematic Diagram	19

A COMMANDABLE TAPE-RECORDER DELAY TIMER AND CLOCK SYSTEM FOR AE-B

INTRODUCTION

The atmospheric explorer satellite AE-B has two unique features in its data-collection process which set it apart from previous scientific satellites. These features are:

- a remotely programmed recorder delay timer capable of controlling recorder turn-on after an interval of from 1 to 127 minutes
- a parallel-driven clock which provides a binary timebase for verification of the record event; verification is achieved by parallel recording of this timebase during the actual data-recording period and by transmitting it in real time before data playback

The recorder delay timer and the binary clock, plus associated control circuitry, make up the system known as the commandable recorder clock and timer system.

The AE-B spacecraft closely resembles its predecessor Explorer XVII (S-6) in concept and operational aspects, but in addition will include (a) a spin-axis orientation system, (b) limited solar-cell capability for modest battery recharge, and (c) a tape recorder for extended geographical coverage. The Explorer XVII satellite was commanded on over a station for a 4-minute readout. The inclusion of a tape recorder and a commandable delay timer and clock system in AE-B makes possible a complete experiment-data mapping of the orbit regardless of tracking-station availability. The system therefore provides a means of choosing, in time, any 4-minute sector of the orbit in 1-minute increments for the recording of experimental data. This unsophisticated system consists of a delay timer and clock.

OPERATIONAL CONSIDERATIONS

The system operates in three steps:

(1) A reset command is transmitted through the command link to ready the on-board recording system. The spacecraft beacon transmitter is automatically turned ON for 10 seconds to verify receipt of this reset command.

(2) A digital binary code (7 bits) is transmitted through the command link requesting a certain delay time in 1-minute increments from 1 to 127 minutes.

. 1

(3) Finally, a start command is transmitted which starts the countdown of the delay timer from its present position and also starts a count-up of a clock (from zero). Both the timer and the clock are shifted by the same timebase generator (a 400-cps tuning fork). This start command is also verified by a 10-second turn-on of the beacon transmitter.

When the delay timer counts down from its preset time to zero, the tape recorder is turned ON to the record mode. The clock output and experimental data are now recorded. The record time is controlled by the programmer which turns the recorder OFF at the end of 4 minutes. The clock continues running.

When the satellite nears a tracking station, a playback command is transmitted. The clock time is transmitted for 20 seconds and then shut off. Playback of the tape recorder commences and continues for a period of 4 minutes plus 20 seconds. At the end of the playback, the beacon transmitter is again automatically energized for 10 seconds to indicate end of playback.

This three-step procedure starting the generation of a delay time for recording may be changed at any time by the use of the reset command. If the system were reset and a certain delay time were preset, the system's flexibility permits a new or different delay time to be entered, even if the clock delay timer system had been started. By initiating two reset commands (one to stop the countdown and the second to reset), a new delay time may be entered into the system and then started by a start command. In the case of giving the two reset commands, the beacon transmitter is initiated only for its 10-second verification or when the system is ready to receive its preset commands.

FUNCTIONAL REQUIREMENTS

Requirements called for a reasonably low-powered solid-state logic system to perform the following functions:

- (1) Accept and store a series of preset commands containing recorder turn-on delay-time information ranging from 1 to 127 minutes.
- (2) Upon receipt of a start command, commence the delay-time runout and start an elapsed-time clock. Inhibit any further preset command information.

- (3) At timer runout, energize the recorder drive and record electronics. Provide a pulse, FF₁ or FF₂, to programmer No. 1 on an alternate cycle basis. Provide elapsed-time information to the recorder. Remove the timer from its power source.
- (4) Accept an OFF bus signal from programmer No. 1 and terminate recorder operation.
- (5) Accept a playback command and provide elapsed-time information to the encoder for real-time transmission for 20 seconds. Provide a power pulse (to playback) to programmer No. 1 synchronous with the playback command.
- (6) Following the 20-second transmission of real-time elapsed time, energize the recorder drive and playback electronics. Provide a power pulse (t_{20} playback) to programmer No. 1.
- (7) Following a second 20-second interval, provide a power pulse (t₄₀ playback) to programmer No. 1. Remove all inactive logic from power sources. Prepare system to accept and store a new series of preset commands containing new recorder turn-on delay-time information.
- (8) Accept an OFF bus signal from programmer No. 1 and terminate play-back operation. If a new series of preset commands is not in storage, remove the entire logic system from power sources. If new series of preset commands is in storage, commence delay timer and elapsed-time clock upon receipt of a start command.
- (9) Install sufficient safeguards to guarantee that functional switching is truly sequential in nature. Provide a non-lockup feature to cope with unforeseeable occurrences.
- (10) Provide a reliable system.

Inputs and Outputs

13

Figure 1, a simplified block diagram of the system, shows the combined array of inputs and outputs and their association with the major logic blocks.

A total of ten commands is available to provide the following capabilities:

• Reset (1 command)

Channel 14

• Timer preset (7 commands)

Channels 15 thru 21




Figure 1. Clock and Timer Electronics

• Start (1 command)

Channel 22

• Playback (1 command)

Channel 13

Output information and switching signals consist of:

- (1) Seven binary-clock data bits To encoder
- (2) Recorder drive control
- (3) Record electronics control To record system
- (4) Playback electronics control
- (5) 400-pps
- (6) to playback
- (7) t₂₀ playback
- (8) t₄₀ playback To programmer No. 1
- (9) FF₁ (record)
- (10) FF₂ (record)
- (11) Reset flag
- (12) Start flag To beacon transmitter
- (13) Record flag To encoder

Input power and switching signals consists of:

- (1) 9.3 v
- (2) 13.95 v From battery pack
- (3) 20.15 v
- (4) Off bus From programmer No. 1

Logic

Figure 2 is the actual finalized logic diagram of the clock and timer electronics. The legend indicates the symbols used for the various logic elements. The presence of a circled letter or number denotes the power source used to supply that particular element. Power considerations dictated gating of the power supply; this gating is performed according to the schedule presented in Figure 3. The cross section shows that the period of maximum power consumption occurs during the recorder turn-on delay timer operation, and that it approximates 150 mw.

A 400-cps 0.05% resonator provides the basis for accurate timer and clock operation. Differentiating and shaping circuits produce the $30\mu s$ pulsewidth required by the recorder drive circuits. A 24×10^3 incremental magnetic counter also uses the 400-pps to produce 1-pps and 1-ppm outputs. The 1-pps drives a 2×10^1 incremental magnetic counter during the period from t_0 to t_{40} playback. The 1-ppm serves as the clock inputs to the timer and the elapsed time clock. Appropriate gates are injected into the timing chain for control. Additionally, a strobe output is made available to the timer to prevent premature recorder turn-on due to ambiguities.

The delay timer and the elapsed time clock consist of diode-transistor logic counter-type flip-flops specially designed to provide high noise immunity and maximum reliability. Triggering threshold levels were set at approximately 2 volts, about 30 percent of the available triggering amplitude. Special considerations were made to minimize ground-loop effects by careful routing and use of ground returns.

The outputs of the clock are buffered before being forwarded to the encoder to minimize undesirable loading of the clock as well as to isolate the clock from extraneous externally-generated noise voltages. Clock data are in the form of a seven-bit binary code.


The purpose of the clock is to provide elapsed time updated on a minute-by-minute basis in synchronism with the delay timer, but active for a longer duration, in order to serve as a timebase for verifying the delay timer's operation.

The delay timer is quite similar to the clock with these exceptions:

• It can be programmed externally from a command source to assume an updated timecode whose completion cycle is in the form of the desired delay time.

SI GND SPARE PLAYBACK. A JI (FEMALE) 15 14 DCM-375-NM(#) 1 1 5 4 PRESET 4 CONFIRM PRESET & CONFIRM PRESET IS CONFIRM PRESET 32 CONFIRM PRESET 64 CONFIRM KE6 RESET SAYE JE (A)
MMEG-ZES
(CONTINENTAL) PLAYBACK 14 PI (MALE) 27 DCM-37P-NM(R) 27 (CANNON) & 9.3 A OFF BUSS OFF BUSS OFF BUSS FFI (RECORD) FFE (RECORD)

.






Figure 2. Clock and Timer Electronics, Logic Diagram

= ON LINE	:		POWER	POWER SOURCE					
	9.3	VOLT	PACK	13.	95 VOLT	PACK	TOTAL	TOTAL	PEAK
EVENT	() +7 v 2.8 ma	(2) +7 v 6.5 ma	3 +7 v 2.0 ma	€12¢	+12 1.2 ma	413.95 0.11 ma	CURRENT vs EVENT 9.3v (ma)	CURRENT vs EVENT 13.95v (ma)	CHARGE CURRENT 13. 95 v (ma)
RESET COMMAND (NO HORN)							0.0	0.11	0.15
RESET COMMAND (HORN)							11.3	1.7	2.2
PRESET COMMAND (S)							11.3	1.7	1.7
START COMMAND (HORN)							11.1	2.9	3.3
RECORD							8.3	1.9	2.3
OFF BUS							8.3	1.9	2.3
PLAYBACK COMMAND							8.3	1.9	2.7
to - t20							8.3	1.9	2.7
t ₂₀ - t ₄₀							8.5	1.9	2.3
140							2.0	1.9	2.5
OFF BUS							0.0	0.11	0.12
RESET COMMAND (HORN)							11.3	1.7	2.2
RESET COMMAND (NO HORN)							0.0	0.11	0.12
RESET COMMAND (HORN)							11.3	1.7	2.2
PRESET COMMAND (S)	,						11.3	1.7	1.7
START COMMAND (HORN)							11.1	2.9	3.3
RECORD							8.3	1.9	2.3
OFF BUS							8.3	1.9	2.3
PLAYBACK COMMAND							8.3	1.9	2.7
to - t20							8.3	1.9	2.7
120 - 140							8.5	1.9	2.3
140							2.0	1.9	2.5
RESET COMMAND (HORN)							11.1	2.9	3.4
PRESET COMMAND (S)							11.1	2.9	2.9
OFF BUS							11.3	1.7	1.7
START COMMAND (HORN)							11.1	2.9	3.3

jı

Figure 3. Power Cross Section

- Internal binary information is fed to a strobed gate to yield the record order at the completion of count-up.
- This binary information is also fed to a gate which prevents the start command from becoming operable until at least one preset bit is installed in the timer.
- A disconnect system to permit delay timecode programming.

Control of the timing source, timer, and clock is the prime function of the master control flip-flop. At reset command this flip-flop:

- Prepares the timer to accept and store delay-time information
- Controls the transmission of 400 cycles to the shaping and counting circuits
- Places the clock in a ready status

A secondary function is to inhibit premature recorder turn-on by disarming the relay drivers.

At start command the master control:

- Enables timer operation
- Prevents the introduction of any additional timecode information
- Enables the 400-cps timing source
- Enables the operation of the elapsed time clock

Latch relays switched by silicon-controlled rectifiers switch the record drive, record electronics, and playback electronics. High-powered output pulses (t_0 playback, t_{20} playback, t_{40} playback, FF_{\parallel} (record), and FF_2 (record)) are derived through SCR circuitry also.

Voltage regulation is performed by two regulators: a 7-volt regulator working from a 9.3-volt source, and a 12-volt regulator working from a 13.95-volt source. Three power-disconnect relays switch power busses to meet prevailing requirements and conserve power.

To maintain functional switching on a truly sequential basis, SCR drive circuits are gated by switching anode power through contacts available on power

switching and other latch relays. This feature prevents occurrence of a function such as playback until after all the required preceding functions have taken place.

Command System

Reset command — The reset command is used to place the system into one of two distinct modes on an alternate or non-alternate basis, depending upon the program event in process at the time of reset command transmission. A reset command (horn) may be applied 45 seconds after the application of the 9.3-volt and 13.95-volt power sources. This command resets the entire clock and timer electronics system and prepares it for delay-time preset information. A second reset command (no horn) applied a minimum of 45 seconds after the first returns the system to a de-energized status. This reset action is alternate in nature and may be used to abort, clear, or recycle the system during any program event before t_{40} playback.

Transmission of a reset command (horn) after t_{40} playback (non-alternate) energizes the de-energized logic systems. Insertion of a new delay-time program is now possible during the recorder playback mode. This feature permits the immediate transmission of a start command after playback termination. Note that a reset command transmission after t_{40} playback must be delayed a minimum of 45 seconds after t_{40} playback has been observed.

<u>Preset commands</u> — The preset commands program the timer with a sevenbit binary delay timecode. Entries can be made immediately after the reset command (horn) in serial or parallel fashion. Changes to the entry can be made only by transmitting a reset command (no horn), followed 45 seconds later by a reset command (horn).

Start command — This command begins the clock and timer operation. A start horn verifies command execution providing that reset (horn) and preset commands were received. At least one bit of delay-time information must be in the timer register before the system can be started.

<u>Playback command</u> — The playback command initiates the t_0 playback through t_{40} playback series of events which includes energizing the playback system. Its acceptance depends upon the completion of previous sequential events. The action of the OFF bus signal from programmer No. 1 in terminating the record mode is the playback-command arming feature. A minimum delay of 45 seconds after the OFF bus signal is required before playback-command transmission.

FUNCTIONAL SEQUENCE


Operational procedures required to program the clock and timer electronics are:

- (1) Power 9.3 volts, 13.95 volts, and 20.15 volts
- (2) 45-second wait
- (3) Reset command (horn)
- (4) Preset command(s) (timecode entry)
- (5) Start command (horn) (delay runs out, recorder energizes, OFF bus terminates record mode)
- (6) 45-second minimum wait after termination of record mode and before playback command
- (7) Playback command (t₀ playback through t₄₀ playback, OFF bus terminates playback mode)

If new time code entry is to be made during playback mode, then:

- (8) 45-second wait after t₄₀ playback
- (9) Reset command (horn)
- (10) Preset command(s) (new timecode entry)
- (11) Start command (horn) after OFF bus terminates playback mode

This format and other sequences are diagrammed in Figure 4.



ð

Figure 4. Sequence Format

SPECIFICATIONS

Mechanical

Size:

 $5 \times 7 \times 1-1/4$ inches

Weight:

760 grams; 840 grams potted

Connectors:

J-1 Cannon DCM-37S-NMC-2 (commands)

P-1 Cannon DCM-37P-NMC-2 (power, switching, & signals)

J-2 Continental MM-26-22S (test points)

Construction: Welded-modular

Potting:

Eccofoam FP8, 10 lb per ft³

Electrical

Power:

9.3 volts - O.D. mw (OFF), 20-110 mw range (ON)

13.95 volts - 1.5 mw (OFF), 10-40 mw range (ON)

20.15 volts - recording system switching

Components:

63 Transistors 266 Diodes 2 Zener diodes 76 Capacitors 294 Resistors 9 Relays 2 Incremental counters

Resonators

1

Environmental

Operating temperature range: -20°C to +60°C.

Other environmental information may be found in AE-B specification literature.

Connector Pin Assignments

J-1 DCM-37S-NMC-2 (Cannon)

1.	Preset 4A	14.	Reset B	27.	Preset 64B
2.	Preset 2A	15.	Reset A	28.	Preset 8A
3.	Preset 2B	16.	$400 \sim \text{OFF}$	29.	Preset 64A
4.	Start A	17.	gnd spare	30.	Preset 1A
5.	Start B	18.	gnd spare	31.	Preset 1B
6.	Preset 16A	19.	N.c.	32 .	Preset 8B
7.	Playback B	20.	Preset 4A	33.	Preset 64A
8.	Preset 16B	21.	Preset 2A	34.	Preset 64B
9.	Preset 32 A	22.	Preset 2B	35.	Speedup
10.	Preset 32 B	23.	Preset 8A	36.	N.c.
11.	Preset 1A	24.	Preset 4B	37 .	N.c.
12.	Preset 1B	25.	Preset 8B		
13.	Preset 4B	26.	Playback A		

P-1 DCM-37P-NMC-2 (Cannon)

1. Drive

- 14. t_o playback
- 27. Start flag

2. 20.15 F₁

15. Data 64

28. Data 8

3. gnd

- 16. t₂₀ playback
- 29. OFF bus

4. gnd

17. Playback

30. t₄₀ playback

5. 13.95 D

- 18. Record flag
- 31. Data 32

6. 9.3B

- 19. Reset flag
- 32. Record

7. Data 2

20. Drive

33. FF (record)

8. 20.15 F₁

21. gnd

34. FF₂ (record)

9. OFF bus

22. gnd

35. Playback

10. OFF bus

23. 13.95 C

36. 400-pps

- 11. t₄₀ playback
- 24. Data 1

37. 400-pps

12. Data 16

25. 9.3A

13. Record

26. Data 4

J-2 MM26-22S (Continental) Test Points

- A. Preset 64 confirm
- L. Data 64

W. Data 1

- B. Preset 32 confirm
- M. Data 16

X. 1-ppm

- C. Preset 16 confirm
- N. Data 32

Y. Play

- D. Preset 8 confirm
- P. $24 \times 10^3 \text{TPF}$
- Z. t₄₀ playback

- E. Preset 4 confirm
- R. 2x10TPF

a. t₂₀ playback

- F. Preset 2 confirm
- S. 400~

b. to playback

H. Preset 1 confirm
J. 7v
U. Data 2
V. Data 4
C. Record
d. Playback




Figure A-1. Module Photograph, Top View






Figure A-2. Module Photograph, Bottom View








Figure A-3. Clock and Timer Electronics, Schematic Diagram